


Table of Contents	
Page	Description
01 :	BLOCK DIAGRAM
02 :	PLATFORM
03 :	PROCESSOR-1 (HOST BUS)
04 :	PROCESSOR-2 (DDR3)
05 :	PROCESSOR-3 (CLK THRM PM MSIC)
06 :	PROCESSOR-4 (POWER)
07 :	PROCESSOR-5 (GRAPHICS POWER)
08 :	PROCESSOR-6 (GND)
09 :	DDR3 SODIMM 0
10 :	DDR3 SODIMM 1
11 :	N11P-GV1 PCIE Host
12 :	N11P-GV1_MEM Interface A
13 :	N11P-GV1_MEM Interface C
14 :	N11P-GV1_FrameA DDR3 I
15 :	N11P-GV1_FrameA DDR3 II
16 :	N11P-GV1_FrameC DDR3 I
17 :	N11P-GV1_FrameC DDR3 II
18 :	N11P-GE1_Display Interface
19 :	N11P-GE1_Thermal, GPIOs
20 :	N11P-GE1 Power & GND
21 :	PCH-1 (HDA,JTAG,SATA)
22 :	PCH-2 (PCI-E,SMBUS,CLK)
23 :	PCH-3 (DMI,FDI,GPIO)
24 :	PCH-4 (LVDS,DDI)
25 :	PCH-5 (PCI,USB,NVRAM)
26 :	PCH-6 (GPIO,VSS_NCTF,RSVD)
27 :	PCH-7 (POWER)
28 :	PCH-8 (POWER)
29 :	PCH-9 (GND)
30 :	CLOCK GEN (ICS9LPRS113A)
31 :	CRT, LVDS,Camera
32 :	KBC/EC/uP (KB3926)
33 :	ODD,HDD,ESATA,LED,FAN
34 :	HDMI & SWITCH
35 :	GIGA LAN (RTL 8111EL)
36 :	WLAN,BT,Combo ,3G SIM CARD
37 :	MDC,USB
38 :	Audio ALC269
39 :	M_Battery select & Charger
40 :	M_System Power
41 :	M_CPU power
42 :	M_Graphic Core
43 :	M_SMDDDR_VTERM /1_5VRUN
44 :	M_VTT Power,+1.8VRUN, NVVDD
45 :	1481A_Card Reader,Audio,USB
46 :	1481B_Lauch Board
47 :	1481C_T/P Board
48 :	Screw / ME
49 :	EMI
50 :	Power On Sequency
51 :	Power Down Sequence
52 :	Power MAP



SCHEMATIC ANNOTATIONS AND BOARD INFORMATION


Voltage Rails

POWER PLANE	VOLTAGE	ACTIVE IN	DESCRIPTION
PWR_SRC	19V	S0,(S3-S5)	
+5VALW	5V	S0,(S3-S5)	
+5VRUN	5V	S0	
+5VSUS	5V	S0	
+3VALW	3.3V	S0,(S3-S5)	
+3VSUS	3.3V	S0,(S3-S5)	LAN
+3VRUN	3.3V	S0	
+1_5VDIMM	1.5V	S0,S3	DDRIII core
+1_5VRUN	1.5V	S0	
VTT	1.05V	S0	PCH
+0_75VRUN	0.75V	S0	DDRIII command & control pull up.
+VCC_CORE	1.05V-1.1V	S0	CPU core rail
+VCC GFXCORE	1.1V	S0	Graphics core rail (Dual Core only)
N11P_VDD_CORE	0.85V	S0	GPU core power
MVDDQ	1.5V	S0	GPU DDR3 power
1V1_SW	1.05V	S0	GPU PCIE power
+3VRUN_N11P	3.3V	S0	GPU I/O and DAC power

Net Naming Conventions

Suffix
V = Active Low Signal
Prefix
H = Host
M = DDR Memory
TP = Test Point (does not connect anywhere else)

PCB Footprints




AC Mode

Power States	SLP_S3#	SLP_S4#	SLP_S5#	SLP_LAN#	+V*ALWAYS	+V*SUS	+V*RUN	CLK
S0 (Full on)	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)	LOW	HIGH	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S5 (Soft Off)	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF

Battery Mode

Power States	SLP_S3#	SLP_S4#	SLP_S5#	SLP_LAN#	+V*ALWAYS	+V*SUS	+V*RUN	CLK
S0 (Full on)	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)	LOW	HIGH	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	HIGH	HIGH	ON	OFF	OFF	OFF
S5 (Soft Off)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF

ARRANDALE PROCESSOR (CLK,MISC,JTAG)




PGA988
IC_AUB_CFD_PGA_R0P9 N12-9890030-L06

Westmere (formerly Nehalem-C) is the name given to the 32 nm die shrink of Nehalem.

Brand Name	Model (list)	L3 Cache size	Thermal Design Power
Intel Core i3	i3-3xxM	3 MB	35 W
Intel Core i5	i5-4xxM	3 MB	35 W
	i5-5xxM	3 MB	35 W
Intel Core i7	i7-6xxUM	4 MB	18 W
	i7-6xxLM	4 MB	25 W
	i7-6xxM	4 MB	35 W

The Core i3-3xx will be similar to the Core i5-4xx series but running at lower clock speeds and without Turbo Boost


Brand	Intel Core i3	Intel Core i5	Intel Core i7	Intel Core i9	Intel Core i11	Intel Core i12	Intel Core i13
Segment	POP1	POP2	POP3	ULV1	ULV2	LV1	LV2
TDP	35W	35W	35W	18W	18W	25W	25W
Cores/ Threads	2/4	2/4	2/4	2/4	2/4	2/4	2/4
CPU Base Freq (GHz)	2.40	2.53	2.66	1.06	1.2	2.00	2.13
Intel® Turbo Boost Technology Max 9C Turbo (GHz)	2.93	3.06	3.33	2.13	2.26	2.80	2.93
DDR3 (MHz)	1066MHz	1066MHz	1066MHz	800MHz	800MHz	1066MHz	1066MHz
L3 Cache	3MB	3MB	4MB	4MB	4MB	4MB	4MB
Integrated Gfx	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Gfx Base Render Frequency	500MHz	500MHz	500MHz	166MHz	166MHz	266MHz	266MHz
Intel® Turbo Boost Technology Max Gfx Render (MHz)	766MHz	766MHz	766MHz	500MHz	500MHz	566MHz	566MHz
Intel® Hyper-threading /VT/TXT/Intel® vPro	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Package	BGA/PGA	BGA/PGA	BGA/PGA	BGA	BGA	BGA	BGA



Coordination of Thread Power States at the Core Level

Processor Core C-State		Thread 1			
Thread 0	C0	C0	C0	C0	C0
	C1	C0	C1 ¹	C1 ¹	C1 ¹
	C3	C0	C1 ¹	C3	C3
	C6	C0	C1 ¹	C3	C6

ARRANDALE PROCESSOR (DDR3)



N12-9890030-L06

N12-9890030-L06


ARRANDALE PROCESSOR (POWER)

ARRANDALE:
SV=48A
LV=35A
ULV=27A

ARRANDALE:
SV=18A
LV=TBD
ULV=TBD

PROCESSOR CORE POWER

PROCESSOR CORE POWER



Processor Uncore I/O Buffer Supply DC Voltage and Current Specifications

Symbol	Parameter	Min	Typ	Max	Unit
V _{TT}	Voltage for the memory controller and shared cache defined at the motherboard V _{TT} pinfield via	0.9975	1.05	1.1025	V
V _{DDQ} (DC+AC)	Voltage for the memory controller and shared cache defined across V _{TT} _SENSE and V _{SS} _SENSE_V _{TT}	0.9765	1.05	1.1235	V
V _{CCPL}	Processor I/O supply voltage for DDR3 (DC + AC specification)	1.425	1.5	1.575	V
I _{CCMAX_VTT}	Max Current for V _{TT} Rail SV LV ULV	-	-	18 16 16	A
I _{CCMAX_VDDQ}	Max Current for V _{DDQ} Rail	-	-	3	A
I _{CCMAX_VDDQ_OK}	BGA Only.	-	-	0.2	A
I _{CCMAX_VTT0_DDR}	BGA Only	-	-	2.6	A
I _{CCMAX_VCCPL}	Max Current for V _{CCPL} Rail	-	-	1.35	A
I _{CTDC_VTT}	Thermal Design Current (TDC) for V _{TT} Rail SV LV ULV	-	-	18 16 16	A
I _{CAVG_VDDQ}	Average Current for V _{DDQ} Rail during Standby	-	-	0.33	A

Arrandale Processor Core (VCC) Active and Idle Mode DC Voltage and Current

Symbol	Parameter	Segment	Min	Typ	Max	Unit
I _{CCMAX}	Maximum Processor Core I _{CC}	SV LV ULV	-	48 35 27	-	A
I _{CC_TDC}	Thermal Design I _{CC}	SV LV ULV	-	32 22 16	-	A
I _{CC_LFM}	I _{CC} at LFM	SV LV ULV	-	18 12 9	-	A
I _{CS}	I _{CC} at C6 Idle-state	SV LV ULV	-	0.3 0.3 0.3	-	A

N12-9890030-L06


Table 17. IA Core I_{MAX} and Gain Definition - Defined Relative to CPU Core Maximum Current

CPU SKU, I _{CC_CORE-MAX} Maximum CPU Core Current	I _{MAX} (IMON=900 mV [mV]) [A]	CPU Gain Setting Set on Platform Via CSC Lines	Equivalent Gain [mΩ]
Feature disabled		000	
I _{CC_CORE-MAX} ≤ 20 A	20	001	45.0
20A < I _{CC_CORE-MAX} ≤ 30 A	30	010	30.0
30A < I _{CC_CORE-MAX} ≤ 40 A	40	011	22.5
40A < I _{CC_CORE-MAX} ≤ 50 A	50	100	18.0
50A < I _{CC_CORE-MAX} ≤ 60 A	60	101	15.0
60A < I _{CC_CORE-MAX} ≤ 70 A	70	110	12.9
70A < I _{CC_CORE-MAX} ≤ 90 A	90	111	10.0

Table 43. Market Segment Selection Truth Table for MSID[2:0]

MSID[2]	MSID[1]	MSID[0]	Description ^{1,2}
0	0	0	Reserved
0	0	1	Reserved
0	1	0	Reserved
0	1	1	Reserved
1	0	0	Arrandale Standard Voltage (SV) 35W Supported
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved


ARRANDALE PROCESSOR (GRAPHICS POWER)



Symbol	Parameter	Min	Typ	Max	Unit
ICCHMAX_VA _{VG}	Max Current for Integrated Graphics Rail SV LV ULV			22 15 12	A
ICTDC_VA _{VG}	Thermal Design Current (TDC) for Integrated Graphics Rail SV LV ULV			12 7 6	A


Symbol	Parameter	Min	Typ	Max	Unit
V _{AXG}	Graphics core voltage		See Figure 15		

V_{AXG}/I_{AXG} Static and Ripple Voltage Regulation



ARRANDALE PROCESSOR (GND)

ARRANDALE PROCESSOR (RESERVED)



N12-9890030-L06

Processor Core/Package State Support

State	Description
C0	Active mode, processor executing code.
C1	AutoHALT state.
C1E	AutoHALT state with lowest frequency and voltage operating point.
C3	Execution cores in C3 flush their L1 instruction cache, L1 data cache, and L2 cache to the L3 shared cache. Clocks are shut off to each core.
C6	Execution cores in this state save their architectural state before removing core voltage.

Integrated Memory Controller States

State	Description
Power up	CKE asserted. Active mode.
Pre-charge Power down	CKE deasserted (not self-refresh) with all banks closed.
Active Power down	CKE deasserted (not self-refresh) with minimum one bank active.
Self-Refresh	CKE deasserted using device self-refresh.

PCIe Link States

State	Description
L0	Full on - Active transfer state.
L0s	First Active Power Management low power state - Low exit latency.
L1	Lowest Active Power Management - Longer exit latency.
L3	Lowest power state (power-off) - Longest exit latency.

N12-9890030-L06

DMI States

State	Description
L0	Full on - Active transfer state.
L0s	First Active Power Management low power state - Low exit latency.
L1	Lowest Active Power Management - Longer exit latency.
L3	Lowest power state (power-off) - Longest exit latency.

Integrated Graphics Controller States

State	Description
D0	Full on, display active.
D3 Cold	Power-off.


PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled

CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...

CFG4 - Display Port Presence	
CFG4	1:Disabled: No Physical Display Port attached to Embedded Display Port 0:Enabled: An external Display Port device is connected to the Embedded Display Port

Layout Note:
Location of all CPU strap resistors needs to be close to trace to minimize stub

SODIMM#A




2.5.4 DDR3 VREFDQ Design Implementation

Intel is requesting that customers implement two methods (M1 and M3) to generate and control the DDR3 SO-DIMM Reference voltage for Data/Strobe inputs (V_{REFDDQ}) on Arrandale- and Clarksfield-based platforms. For Arrandale, M1 should be used. For Clarksfield only designs and common motherboard designs (which support both Arrandale and Clarksfield processors), both M1 and M3 methods should be concurrently implemented.

Note: DDR3 V_{REFDQ} recommendation outlined above in this document, V_{REFCA} and V_{REFDQ} on SO-DIMM cannot be tied together any more for Clarksfield only and Common motherboard designs in order to support M3 and M1/M3 co-existence.

Figure 33. Clarksfield DDR3 SO-DIMM VREF_DQ Design Requirements





DDR3 SDRAM,2GB,667(1333)MHz,TRANSCEND/TS256MSK64V3U

IDD Specification parameters Definition

(ID Values are for full operating range of voltage and Temperature)				
	Parameter	Symbol	Max.	Unit
Operating One bank Active-Precharge current:	IC _K = IC _K (IDD, RS = RC(IDD), IRAS = IRASmax(IDD), CKE is HIGH, /CS is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	IDD0	1,200	mA
	Operating One bank Active-read-Precharge current: I _{OUT} = 0mA; BL = 8, CL = CL(IDD), AL = 0; IC _K = IC _K (IDD, RS = RC(IDD), IRAS = IRASmax(IDD), CKE is HIGH, /CS is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as ID04W	ID01	350	mA
Precharge power-down current:	All banks idle; IC _K = IC _K (IDD), CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	ID02P	800	mA
	Precharge quiescent standby current: All banks idle; IC _K = IC _K (IDD), CKE is HIGH, /CS is HIGH; Other control and address bus inputs are SWITCHING; Data bus inputs are FLOATING	ID02Q	960	mA
Precharge standby current:	All banks idle; IC _K = IC _K (IDD), CKE is HIGH, /CS is HIGH; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	ID02N	960	mA
	Active power-down current: All banks open; IC _K = IC _K (IDD), CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	ID03P	800	mA
Active standby current:	All banks open; IC _K = IC _K (IDD), IRAS = IRASmax(IDD), RRP = RRP(IDD), CKE is HIGH, /CS is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	ID03N	1,000	mA
	Operating burst read current: All banks open; Continuous burst reads, I _{OUT} = 0mA; BL = 8, CL = CL(IDD), AL = 0; IC _K = IC _K (IDD), IRAS = IRASmax(IDD), RRP = RRP(IDD), CKE is HIGH, /CS is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as ID04W	ID04R	2,120	mA
Operating burst write current:	All banks open; Continuous burst writes; BL = 8, CL = CL(IDD), AL = 0; IC _K = IC _K (IDD), IRAS = IRASmax(IDD), RRP = RRP(IDD), CKE is HIGH, /CS is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	ID04W	2,320	mA
	Burst refresh current: IC _K = IC _K (IDD); Refresh command at every RRP(IDD) interval; CKE is HIGH, /CS is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	ID05	2,240	mA
Self refresh current:	IC _K and /CkAt/D _Q = 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING	ID06	160	mA
	Operating bank interleave read current: All banks interleaving reads, I _{OUT} = 0mA; BL = 8, CL = CL(IDD), AL = 0; IC _K = IC _K (IDD); CKE is HIGH, /CS is HIGH between valid commands; Address bus inputs are STABLE; Data pattern is same as ID04W	ID07	3,400	mA

SODIMM#B





Optimus Software Design for Arrandale Platforms

At POST, the system BIOS should initialize the IGP as the primary graphics adapter. As the OS initializes, both the IGP driver and GPU driver will load. Up to this point the platform is similar to any multiple graphics adapter system-such as a desktop system with more than one graphics card installed. However, the GPU in an Optimus system typically has no physical display outputs. It is purely a graphics rendering and compute device. Then Optimus software will determine when the GPU's capabilities are needed and will enable the GPU as needed, and will host work for individual applications on the GPU as needed.





DIFFPAIR	IMPEDANCE	CRITICAL
PEX_TX	90DIFF	1
PEX_TX	90DIFF	1

DIFFPAIR	IMPEDANCE	CRITICAL
PEX_RX	90DIFF	1
PEX_RX	90DIFF	1

DIFFPAIR	IMPEDANCE	CRITICAL
PEX_CLK_OUT	90DIFF	1
PEX_CLK_OUT	90DIFF	1


NET	MIN_LINE_WIDTH	MAX_CURRENT	VOLTAGE	POWER_NET
3V3	16.00	4A	3.30000V	TRUE
12V	25.00	8A	18.0000V	TRUE

Features	N11P-GE1	N11P-LP1	N11P-GS1
Host Platform	PCIe 2.0 x 16		
Memory Interface	128-bit DDR3 GDDR3		128-bit DDR3 GDDR3 GDDR5
Process Technology	40nm		
Device ID	0x0A29	0x0A2B	0x0CAF
Package	969-ball BGA 29nm x 29nm package BG1-128		
Display	DVII DVID 1920 x 1200 @ 60Hz	DVII DVID 2560 x 1600 @ 60Hz	






GB1-128 Mode C Single Bank	GB2-128 Mode E	DRAM Function for DQ Bits 0-31	DRAM Function for DQ Bits 32-63
Fb_C00	Fb_C00	C0E	C0E
Fb_C01	Fb_C08	A8	A8
Fb_C02	Fb_C02	C0P	
Fb_C03	Fb_C021	A7	A6
Fb_C04	Fb_C024	A2	A1
Fb_C05	Fb_C023	A11	A9
Fb_C06	Fb_C026	A5	A4
Fb_C07	Fb_C07	A0	A15
Fb_C08	Fb_C015	CAS*	CAS*
Fb_C09	Fb_C013	BA1	A3
Fb_C010	Fb_C04	A9	A11
Fb_C011	Fb_C018		C0P
Fb_C012	Fb_C029	BA0	BA0
Fb_C013	Fb_C027	BA2	A15
Fb_C014	Fb_C06	A3	BA1
Fb_C015	Fb_C017		C51*
Fb_C016	Fb_C019		ODT
Fb_C017	Fb_C022	A4	A5
Fb_C018	Fb_C012	A13	A14
Fb_C019	Fb_C028	WE*	A10
Fb_C020	Fb_C010	A1	A2
Fb_C021	Fb_C025	A10	WE*
Fb_C022	Fb_C09	A12	A0
Fb_C023	Fb_C01	C51*	
Fb_C024	Fb_C011	RA5*	RA5*
Fb_C025	Fb_C00	ODT	

GB1-128 Mode C Single Bank	GB2-128 Mode E	DRAM Function for DQ Bits 0-31	DRAM Function for DQ Bits 32-63
Fb_C026	Fb_C05	A6	A7
Fb_C027	Fb_C016	C0E	
Fb_C028	Fb_C020	R5T	R5T
Fb_C029	Fb_C014	A14	A13
Fb_C030	Fb_C030	A15	BA2
Not Available	Fb_C031		







FB_CAL_PD_VDDQ	500HM	2
FB_CAL_PU_GND	500HM	2
FB_CAL_TERM_GND	500HM	2







11.0 1Gb gDDR3 SDRAM E-die IDD Spec Table
[Table 44] IDD Specification for 1Gb gDDR3 E-die



Symbol	64Mx16 (K4W1G1646E)					Unit
	gDDR3-1066 7-7-7	gDDR3-1333 9-9-9	gDDR3-1600 11-11-11	gDDR3-1800 12-12-12	gDDR3-2000 13-13-13	
IDD0	65	70	80	TBD	TBD	mA
IDD1	85	90	105	TBD	TBD	mA
IDD2P-F	25	25	25	TBD	TBD	mA
IDD2P-S	10	10	10	TBD	TBD	mA
IDD2N	30	35	35	TBD	TBD	mA
IDD2Q	30	35	35	TBD	TBD	mA
IDD3P-F	25	27	30	TBD	TBD	mA
IDD3N	45	50	55	TBD	TBD	mA
IDD4R	130	160	200	TBD	TBD	mA
IDD4W	130	155	195	TBD	TBD	mA
IDD5	150	160	160	TBD	TBD	mA
IDD6	10	10	10	TBD	TBD	mA
IDD7	200	240	290	TBD	TBD	mA

NET	MIN_LINE_WIDTH	VOLTAGE
FBA_CLK0_TERM		1.05V
FBA_VREF_DQ0	16MIL	0.9V
FBA_VREF_CA0	16MIL	0.9V
FBA_ZQ0	12MIL	0.9V
FBA_ZQ1	12MIL	0.9V





NET	MIN_LINE_WIDTH	VOLTAGE
FBC_CLK0_TERRM		1.05V
FBC_VREF_DQ0	16MIL	0.9V
FBC_VREF_CA0	16MIL	0.9V
FBC_Z00	12MIL	0.9V
FBC_Zq1	12MIL	0.9V



DA-04881-001_V04

DA-04882-001

Products	GPU (W)	Mem (W)	NVCLK/MCLK (MHz)
N11P-G01 1024MB DDR3	22.96	5.07	575/790
N11P-LP1 1024MB DDR3	14.81	4.78	475/700
N11P-G01 1024MB DDR3	22.85	4.97	450/790




Products	NVYDD
N11P-G01 1024MB DDR3	0.95V 21.4A 20.33W
N11P-LP1 1024MB DDR3	0.85V 14.37A 12.22W
N11P-G01 1024MB DDR3	0.9V 22.19A 19.97W

Products	FBVDD 1.5V		FBVDDQ GPU+Mem 1.5V	
N11P-G01 1024MB DDR3	1.84A	2.76W	2.56A	3.84W
N11P-LP1 1024MB DDR3	1.69A	2.54W	2.48A	3.73W
N11P-G01 1024MB DDR3	1.52A	2.28W	2.98A	4.48W


Products	PCI Express 1.05V	IO PLLVDD 1.05V
N11P-G01 1024MB DDR3	599.27mA 0.63W	186.77mA 0.2W
N11P-LP1 1024MB DDR3	581.74mA 0.61W	186.77mA 0.2W
N11P-G01 1024MB DDR3	578mA 0.61W	186mA 0.2W

Products	IO PLLVDD 1.8V
N11P-G01 1024MB DDR3	88.5mA 0.16W
N11P-LP1 1024MB DDR3	88.5mA 0.16W
N11P-G01 1024MB DDR3	87mA 0.16W

Products	Other 3.3V
N11P-G01 1024MB DDR3	39.97mA 0.13W
N11P-LP1 1024MB DDR3	39.97mA 0.13W
N11P-G01 1024MB DDR3	39mA 0.13W




Near GPU




MSI CONFIDENTIAL 60013789 周小強 (劉松林) ONLY FOR RMA維修

C472 2010/05/09 modify the Y3 PN to D04-0302800-K11 for crystal EOL






Note 1: For IBX ES2 and later, TRST# does not require an external pull-up, but should be routed to a test point pad for PCH JTAG debug purposes




 MSI <small>Micro-Star International, Inc.</small>		MICRO-STAR INT'L CO.,LTD.	
Title: IBEXPEAK - M (HDA,JTAG,SATA)			
Size	Document Number		Rev
Custom	MS-1481		
Date:	Thursday, May 13, 2010	Sheet	21 of 56

IBEXPEAK - M (PCI-E, SMBUS, CLK)



2009/12/29 RN8 reversal for layout request





Timing diagram for Mini-PCIE3# and CLK_MINI_PCIE3 signals. The diagram shows two signals over time. The top signal is Mini_PCIE3# (blue) and the bottom signal is CLK_MINI_PCIE3 (red). Both signals have a period of 100ns. The Mini_PCIE3# signal is active-low, with a high level at 0V and a low level at approximately 1.5V. The CLK_MINI_PCIE3 signal is a clock signal with a period of 100ns. The diagram shows the signals for 100ns, with a 10ns scale bar. The signals are labeled with their respective pin numbers: Mini_PCIE3# (C575, X_C10p50N0402) and CLK_MINI_PCIE3 (R280, X_0R0402, C577, X_C10p50N0402).


WiMax Solution

2010/03/23 Resever Wimax solution

PCIECLKRQ1# / GPIO18 PCIECLKRQ1# / GPIO20	RUN Well
PCIECLKRQ0# and PCIECLKRQ3# ~ PCIECLKRQ7# PEG_A_CLKRQ# PEG_B_CLKRQ#	SUS Well



1. **Processor turbo** – Most challenging in terms of power density, drives Heat Exchanger design
2. **GFX turbo** – Doesn't affect Heat Exchanger design, just ensures that Thermal Interface Material is capable
3. **TDP (Legacy)** – Slightly relaxed Heat Exchanger design



- Turbo Boost control– EC passes parameters through PCH to host software for real-time Turbo Boost control.
- PCH can be programmed to notify EC when a device is outside of limits via TEMP_ALERT# signal– No SW alert in PCH.

- EC can read from PCH via SMBus:
 - Temperatures
 - CPU, GMCH
 - Sequence number
 - Host status
- EC can write to PCH via SMBus:
 - Disable and enable power sharing
 - CPU and package power clamps
 - Biasing preference
 - Upper and lower temperature limits
 - CPU, MCH
 - TEMP_ALERT# trip points
- PCH can alert EC to out of range temperature conditions
 - TEMP_ALERT# signal assertion


Block Read Data Structure				
Byte	Data	Format	Units	Range
0	Max. Package Temperature	Unsigned byte	1°C/bit	0-255°C
1	PCH Temperature	Unsigned byte	1°C/bit	0-255°C
3:2	CPU Temperature	10.6 Format	1/64°C/bit	0-256°C
4	MCH Temperature	Unsigned byte	1°C/bit	0-255°C
5	DIMM0 Temperature	Unsigned byte	1°C/bit	0-255°C
6	DIMM1 Temperature	Unsigned byte	1°C/bit	0-255°C
7	DIMM2 Temperature	Unsigned byte	1°C/bit	0-255°C
8	DIMM3 Temperature	Unsigned byte	1°C/bit	0-255°C
9	Sequence Number	Unsigned byte	Count	0-255
13:10	CPU Energy Counter	16 int:16rac	0.125J/bit	
19:14	Host Status	Status register	N/A	N/A

Commands	Format	Units
SMBus Turbo Status (STS)	Register	
CPU Temperature Limits	10.6 Format	1/64°C/bit
MCH Temperature Limits	Unsigned byte	1°C/bit
IBX Temperature Limits	Unsigned byte	1°C/bit
DIMM Temperature Limits	Unsigned byte	1°C/bit
Processor Power Clamp	Unsigned word	0.1W/bit

- EC can monitor Intel® ME health by checking "Sequence Number"
 - Increments each time the Intel ME refreshes data
- Indicates optional usage with Turbo Boost

- The system can be maximized turbo benefit by:
Thermal design for package turbo limits
- Caution: Designs managing only the nominal TDP point will be under-designed for package turbo!
- Cooling component TDPs ≠ Enabling Package Turbo


IBEXPEAK - M (DMI, FDI, GPIO)



Flexible Display Interface

The Flexible Display Interface (Intel® FDI) is a bus technology that utilizes differential signaling to transport display data from a pixel source Havendale to a sink Ibex Peak. There are two Flexible Display Interface channels- A and B which are independently controlled. Each channel from Havendale include 4 Tx differential pairs comprising the data link, used for transporting pixel and framing data from the display engine. Two single-ended LineSync and FrameSync inputs. Single-ended DISP_INT is used for interrupts from sink (Ibex Peak) to source (Havendale).

Source Dest Signal Name



Sym	Parameter	Min	Max	Units	Notes
t209	PWROK active to PROC_PWRGD active	See Note 7	—	ms	7
t206	PWROK deglitch time	1	—	ms	6

- Ensure PWROK is a solid logic '1' before proceeding with the boot sequence. Note: If PWROK drops after t206 it will be considered a power failure.
- t209 minimum timing selectable as 1 ms (recommended), 5 ms, 50 ms, or 100 ms using bits 9:8 of PCHSTRP15.

2010/01/22 modify value from 1.1K to 10K



2010/02/03 Add MBID detect

Table 8-4. Measured I

Voltage Rail	Voltage (V)	50°C Int Gr
V_CPU_IO	1.1/1.05	
V5REF	5	
V5REF_Sus	5	
Vcc3_3	3.3	
VccADAC	3.3	
VccADPLL	1.05	
VccADPLLB	1.05	
VccCore	1.05	
VccDMI	1.1	
VccIO	1.05	
VccLAN	1.05	
VccME	1.05	
VccME3_3	3.3	
VccpNAND	1.8	
VccRTC	3.3	
VccSus3_3	3.3	
VccSusHDA	3.3	
VccVRM	1.8/1.5	
VccALVDS	3.3	
VccTX_LVDS	1.8	

SKU	Thermal Design Power (TDP)	Notes
QM57	3.5 W	1
HM57	3.5 W	1
HM55	3.5 W	1
PM55	3.5 W	1
QS57	3.4 W	1


Voltage Rail	Voltage (V)	S0 Iccmax Current Integrated Graphics (A)	S0 Iccmax Current External Graphics (A)	S0 Idle Current Integrated Graphics (A)	S0 Idle Current External Graphics (A)	Sx Iccmax Current (A)	Sx Idle Current (A)	G3
V_CPU_IO	1.1/1.05	.001	.001	.001	.001			—
V5REF	5	.001	.001	.001	.001			—
V5REF_Sus	5	.001	.001	.001	.001	.001		—
Vcc3_3	3.3	.305	.305	.0176	.0176			—
VccADAC	3.3	.075	.0011	.0011	.0011			—
VccADPLLA	1.05	.088	.0176	.825	.0044			—
VccADPLLB	1.05	.088	.0176	.0044	.0044			—
VccCore	1.05	1.43	1.254	.3685	.2805			—
VccDMI	1.1	.055	.055	.0011	.0011			—
VccIO	1.05	3.23	2.628	.463	.285			—
VccLAN	1.05	.220	.220	.066	.066	.132		—
VccME	1.05	1.2	1.2	.186	.186	.98	.0044	—
VccME3_3	3.3	.031	.031	.0022	.0022	.0154	.0022	—
VccpNAND	1.8	.0055	.0055	.0022	.0022			—
VccRTC	3.3	.0011	.0011	.0011	.0011	.0011	.0011	6 uA See notes 1, 2
VccSus3_3	3.3	.087	.087	.0132	.0132	.133	.0297	—
VccSusHDA	3.3	.0088	.0088	.001	.001	.001	.001	—
VccVRM	1.8/1.5	.156	.114	.113	.045			—
VccALVDS	3.3	.0011	.0011	.0011	.0011			—
VccTX_LVDS	1.8	.066	.0011	.0198	.0011			—

 MICRO-STAR INT'L CO.,LTD.	
Title IBEXPEAK - M (POWER)	
Size Custom	Document Number MS-1481
Rev 1.0	
Date: Thursday, May 13, 2010	Sheet 27 of 56

IBEXPEAK - M (POWER)

2101/01/25 Bead PN pending PN change to :L01-1006084-T19

IBEXPEAK - M (GND)



Intel® 5 Series Chipset Mobile SKUs

Feature Set		SKU Name(s)				
		QM57	HM57	PM55	HM55	QSS7
PCI Express* 2.0 Ports		8	8	8	6 ⁵	8
USB* 2.0 Ports		14	14	14	12 ⁴	14
SATA Ports		6	6	6	4 ⁶	6
HDMI/DVI/VGA/SDVO/DisplayPort		Yes	Yes	No	Yes	Yes
LVDS		Yes	Yes	No	Yes	Yes
Graphics Support with PAVP 1.5		Yes	Yes	No	Yes	Yes
FIS Based Port Multiplier Support		Yes	Yes	Yes	No	Yes
Intel® Quiet System Technology		No	No	No	No	No
Intel® Rapid Storage Technology	AHCI	Yes	Yes	Yes	Yes	Yes
	Raid 0/1/5/10 Support	Yes	Yes	Yes	No	Yes
Intel® ME Ignition FW only		No	No	Yes	No	No
Intel® AT		Yes	Yes	No	Yes	Yes
Intel® AMT 6.0		Yes	No	No	No	Yes
Intel® Remote PC Assist Technology for Business		Yes	No	No	No	Yes
Intel® Remote PC Assist Technology for Consumer		No	Yes	No	No	No
Intel® Remote Wake Technology		No	No	No	No	No

Figure 2-6. Platform Power Block Diagram—S3, M-Off, with WoL, No WoWLAN




Figure 2-9. Platform Power Block Diagram—S4-5, M-Off, with WoL, No WoWLAN









Table 113. Power Delivery Summary for Intel Management Engine SubSystem (Sheet 1 of 2)

What It Powers	Rail	Sx ¹ /M3	Sx/Moff ²	Sx/Moff/WOL ³	Source	Enabled By	Power OK indicator
Platform 5-V Rail	V5.0A	On	On	On	5 V Always (5x)		
DRAM VDD	V1.5U	On in S3	On in S3	On in S3	V1.5U	SLP_S4#	
DRAM VTT	V0.75S or V0.75U	Off ⁴	Off ⁴	Off ⁴	V0.75S or V0.75U	SLP_S3#	
CK505	3.3 CK505	Off ⁵	Off ⁵	Off ⁵	V3.3S	CKPWRGD	
Mobile Intel® 5 Series Chipset	1.05 VCORE	Off ⁵	Off ⁵	Off ⁵	V1.05S		PWROK
WLAN	V3.3A	On	On	On	3.3 V Always		
M3 Support + Intel® 82577 GbE LAN							
Intel® ME Local RAM	V1.05M	On	Off	Off	V1.05M	SLP_M# ⁶	MEPWROK
PHY LAN	V3.3M_WOL V1.1_LAN_M	On	Off	On	V3.3M V1.05M	SLP_LAN#	
SPI Flash PCH SPI Interface	V3.3M_SPI	On	Off	Off ⁷	V3.3M	SLP_M# ⁶	MEPWROK
Integrated LAN controller	VCCLAN	On	Off	Off	V1.05M	SLP_M# ⁶	
No M3 Support + Intel® 82577 GbE LAN							
Intel ME Local RAM	V1.05M	Off	Off	Off	V1.05M	SLP_M# ⁶	MEPWROK
PHY LAN	V3.3M_WOL V1.1_LAN_M	Off	Off	On	V3.3M V1.05M	SLP_LAN#	
SPI Flash PCH SPI Interface	V3.3M_SPI	Off	Off	Off ⁷	V3.3M	SLP_M# ⁶	MEPWROK
Integrated LAN Controller	VCCLAN	Off	Off	Off	Grounded		
No M3 Support + No Intel® 82577 GbE LAN							
Intel ME Local RAM	V1.05M/1.1M	Off	Off	Off	V1.05M	SLP_M# ⁶	MEPWROK
SPI Flash PCH SPI Interface	V3.3M_SPI	Off	Off	Off ⁷	V3.3M	SLP_M# ⁶	MEPWROK
Integrated LAN Controller	VCCLAN	Off	Off	Off	Grounded		



- Pin 3 (SEL_STOP)**
1 = Selects pin 29/30 to be PCI_STOP#/CPU_STOP#
0 = Selects pin 29/30 to be PCIeX outputs
- Pin 14 (RESET)**
1 = RESET_IN#/RESET#
0 = PCICLK4 output
- Pin 15 (GSEL)**
1 = Selects DOT 96Mhz
0 = Selects PCIeX0/ 3.3V PCI clock output
- Pin 19 (ITP_EN/24_48MHz)**
1 = CPU_ITP



2010/03/22 modify Y6 PN to D04-0103000-F07
and C load form 22p to 20p



MICRO-STAR INT'L CO.,LTD.			
Title			
Clock Generator (ICS9LPR113)			
Size	Document Number	Rev	
Custom	MS-1481	1.0	
Date:	Thursday, May 13, 2010	Sheet	30 of 56

CRT

2010/03/07 Add fuse for safety request(near Connector)




2010/03/29 for EMI suggestion modify bead to inductor 120nH

2010/01/22 modify R369,R359 to stuff







N59-15F0751-A10

LVDS




2010/01/21 Change Pin define and remove reser component for layout space save and save cost(common used 1471 LVDS cable)




N32-2200270-A81


SATA ODD




CPU FAN



ESATA




SATA HDD




MSI		MICRO-STAR INT'L CO.,LTD.	
Title		ODD,HDD,ESATA,FAN	
Size	Document Number	Rev	
Custom	MS-1481	1.0	
Date:	Sheet	33	of 56

HDMI Switch




	HP_DET	OE#
UNPLUG	0	1 (HIGH Z)
PLUG	1	0 (ACTIVE)

2010/03/26 modify net name to HDMI_HPD_C



2010/04/12 modify R232 from 0R to xcopper from cost down




For EMI suggestion


For PS8171 use 47K?

C397 is for PS8171 supply regulation and R271 NC

HDMI connector



N5Y-19M0131-H06



2010/01/29 Add for TI suggestion


2010/05/11 For Q23 damage risk to stuff D6 protection

H: Inverted
L: Non-inverted

For PS8171 use 499R 1%?

For PS8171

TMDS inputs equalization control





2010/05/11 For MVT version to stuff the HDMI label

SN75DP139	PS8171	Pin no.
Floating	TMDS inputs equalization control (internal pull-down~500KΩ) PEQ = LOW: Mid level EQ (Default) PEQ = HIGH: High level EQ PEQ = MID: Low level EQ	Pin 3
High	(Internal pull down~500KΩ) PIO = LOW: HPD = HPD_SINK @ 3.3V CMOS output PIO = High: HPD = HPD_SINK# (inverted HPD) @ 0.9V	Pin 4
GND	[AS01,AS00] = HL: No automatic squelch (Internal pull down~500KΩ) LL: Automatic squelch enable, Level = 120mVpp, default timer LH: Automatic squelch enable, Level = 100mVpp, default timer HH: Automatic squelch enable, Level = 80mVpp, default timer ML: Automatic squelch enable, Level = 120mVpp, extended timer MH: Automatic squelch enable, Level = 100mVpp, extended timer LM: Automatic squelch enable, Level = 80mVpp, extended timer HM: Reserved MM: Reserved	Pin 1 Pin 11
4.65K to GND	499R to GND	Pin 6
GND	Automatic power down management (Internal pull up~500KΩ) APD = LOW: Automatic power down disable APD = HIGH: Automatic power down enable APD = MID: Reserved	Pin 12
1.2K to GND	2.2uF to GND	Pin 10
GND	EMI reduction and filter setting. (EMI1 internal pull up~500KΩ; EMI0 internal pull down~500KΩ) (EMI1,EMI0) = HL: No EMI reduction EMI0 = HIGH: Reduced rise/fall time MID: Reduced rise/fall time, 2nd EMI1 = LOW: EMI filter setting 1 MID: Reserved	Pin 27 Pin 33
Note2	DDC Active Buffer enable and setting (Internal pull-down~500KΩ) DDCBUF = LOW: No DDC active buffer, passive DDC level shifting DDCBUF = HIGH: Active DDC buffer enable, setting 1 DDCBUF = MID: Active DDC buffer enable, setting 2	Pin 34
Floating	TMDS output driver pre-emphasis level setting (internal pull down~500KΩ) PRE = LOW No pre-emphasis PRE = HIGH: Low level pre-emphasis is added PRE = MID: High level pre-emphasis is added	Pin 35

Note2: High is HPD logic inverted, Low is HPD logic non-inverted

2010/04/12 modify R223,R234,R394,,R407,R422 from 0R to xcopper form cost down



Note: add 0.1u cap at each power pin of LAN, please don't save.

2010/03/03 modify CHOKE1 form 2.2uH to 4.7uH for Realtek request

Use External 1.05V Supply When Disable Switch Regulator.
If Using External 1.2V Supply Pls. Contact With FAE.

2010/01/08 remove it, if used jump write

For RTL8105E

* C1841 to C1844 are for VDD10 pins-- 3, 13, 29, 45.

For RTL8111E

* C1841 to C1848 are for VDD10 pins-- 3, 6, 9, 13, 29, 41, 45.

Part Reference	Choke1	C1840	C1846	R1662	R1668
Enable Switch Regulator					
Disable Switch Regulator	X	X	X	X	X

For RTL8105E

* C1851 to C1855 are for VDD33 pins-- 27, 39, 42, 47, 48.

For RTL8111E

* C1851 to C1856 are for VDD33 pins-- 12, 27, 39, 42, 47, 48.

VDD33 power on rise time >1ms
C1851 to C1856 Close To LAN chip

Remove For Disable
Switch Regulator

EEPROM Select

For RTL 8105E

VDD33

R11 1K GPO

2. When using EFuse/BIOS Patch.

FOR RTL 8111E



VDD33

R11 1K GPO
R19 10K SMBDATA

3. When using EFuse/BIOS Patch without ASF function.

For EMI

2010/03/26 reserve 0.1uF *4 for EMI



N55-08F0491-SH4

2010/01/03 Change the net name

2010/01/17 Chng Digital GND to Analog GND

Please close to LAN Chip




2010/01/01 Change name net

2010/01/22 Add for LAN ECO


2010/01/03 follow reference schematic remover 3 capacity

2010/01/04 follow reference schematic add 10K pull low


2010/04/12 modify R16 from 0R to xcopper for cost down



WLAN CARD




MS-3871 BT & WLAN COMBO






MICRO-STAR INT'L CO.,LTD.			
Title			
WLAN,BT,Combo ,3G SIM CARD			
Size	Document Number	Rev	
Custom	MS-1481	1.0	
Date:	Thursday, May 13, 2010	Sheet	36 of 56



MDC




USB Connector




Connector to P.46 Board C




2009/12/29 Delete +1 5VRUN




2010/01/07 change from 22p to 10 for EMI request




<37> MIC1_VREFO_L << AGND C392 10u10



2010/01/12 Follow Realtek suggestion remove OD schematic




Adapter input voltage set 19 Voltage




IINP :
1. The transconductance from (CSSP - CSSN) to IINP is 3mA/V.
2. $V_IINP = IINP \times RS1 \times 3mA/V \times PR25$

2009/12/31 更換power connector
2010/01/12 Chage connector same the 16G1




2010/01/12 modify from 0603 174K to 0402 178K for power team request





N91-09M0071-AF2

2010/01/12 Power team recommend remove






2010/01/19 For Power request swap the MOSFET Location






2009/12/30 Delete Nvidia Vethura design






Card Reader UB6252

FOR UB6252



2009/12/30 Add 4.7K ohm pull hi 3V (ENE suggestion)

2010/01/22 modify pad size



2010/04/24 add for ME request

E2P-4811911-Y42


2010/05/13 add for ME request(Sponge for CA5)

E2Y-7510111-Y42


N5J-09F0110-N40

N53-04M0570-AF2


N53-04M0570-AF2



P30-1481A10-073, 腳字標印(請參閱)
P30-1481A10-005, 正標(左側/左邊)




N54-06F0481-A10




N54-06F0481-A10


2010/01/15 Change pin define to 32 pin



N5A-32F0030-A81




For EMI



N71-0100900-D02

N71-0100900-D02

2010/01/14 Chagne pin define for multi finger



2010/02/01 swap pin define for ME cable

N5A-12F0200-A81

For S8048D-3200 multi finger pin define




2010/03/29 Add TP board Mylar for ME


E2P-4811811-Y42

P30-1481C10-H73, 瀚宇博德(薩摩亞)
P30-1481C10-D05, 昆穎(宏爾大陸)

SCREW HOLES




2010/01/25 Add location holes for ME




N5A-16F0110-A81

2010/01/15 Change pin define to 16 pin



2010/01/05 remove HDD signal MOSFET



D0C-0405230-L05

D0C-0405230-L05

D0C-0405230-L05

D0C-0405230-L05

D0C-0405230-L05

D0C-0409300-L05


D0C-0405230-L05

D0C-0405230-L05



2010/01/26 reserve for EMI

2010/01/27 reserve LED capacity for EMI

2010/02/01 reserve for EMI request




MSI MICRO-STAR INT'L CO.,LTD.	
File: TP.LEDBOARD	
Size: Custom	Document Number: MS-1481
Date: Thursday, May 13, 2010	Sheet: 47 of 56
Rev: 1.0	




65 ohm




70 ohm




80 ohm




85 ohm




90 ohm



100 ohm



37.5 ohm




38 ohm




40 ohm



50 ohm





2010/01/19 Change CPU+PCH Screw to holes, /276d185s



2010/05/13 modify to stuff


2010/03/25 modify PN to E2B-1634010-L63 for ME request




2010/05/13 add DDR Mylar for ME request








2010/05/13 add Bottom Middle Mylar for ME request

2010/02/01 Reserve for EMI request



For EMI






2010/02/01 Reserve power by pass capacity for EMI request

MSI CONFIDENTIAL 周小強 RD(C)20170516007
60013789 周小強 RD(C)20170516007
FOR RMA維修(劉松林) ONLY

Power down Sequence DC mode S0 to G3



0A NOTE

- 2009/12/25
- 1.Change Aduio codec form ALC 888 to ALC 269
 - 2.Change LAN Chip from RTL 8111DL to RTL 8111EL
- 2009/12/29
- 1.For Power team request change the power page(P.38~P.43) to same the 16G1
 - 2. Page 21 For Layout request reversal the PCH Azialia arry resistor sequency
 - 3. Page 22 For Layout request reversal the PCH SMBus arry resistor sequency
 - 4. Page 5 Remove PROCHOT# line, Add test point
 - 5. Page 45 ADD VOL+_SW,VOL_-_SW,EC0_SW,HIQ_SW,TURBO_SW
- 2009/12/30
- 1.For Card reader ENE suggestion add 4.7K ohm pull hi to 3V
 - 2. P40,P41,P43 delete Nvidia Venthura power desgin

- 2009/12/31
- 1. Page 38 Change power connector
- 2010/01/03
- 1. Page 46 Add TP board
 - 2. Page 12, 13 modify off page symbol
 - 3. Page 35 follow reference schematic remover 3 capacity

- 2010/01/04
- 1. Page 35 follow reference schematic add 10K pull low
 - 2. Page 44 Remove NV I/O 1.8V
 - 3. Page 45 follow ENE suggestion change the capacity to 20P
- 2010/01/05
- 1. Page 3 Change decoupling capacity from X5R to X7R
 - 2. Page 31 Add CRT HSYNC &VSYN level shift
 - 3. Page 47 remove HDD LED MOSFET

- 2010/01/07
- 1. Page 38 For EMI request change capacity from 22p to 10p

- 2010/01/08
- 1. Page 43 For OC reserve adjust voltage schemaitc
 - 2. Page 44 For OC reserve adjust voltage schemaitc

- 2010/01/12
- 1.Page 38 follow Realtek suggestion modify PD# schematic
 - 2.Page 39 Remove power schematic for power team request
 - 3.Page 40 Chagne R1230 from 174K(0603) to 178K(0402) for power team request
 - 4. Page 38 remove OD schematic for Realtek suggestion
 - 5. Page 38 Add and change pull hi resistor to 4.7K
 - 6. Page 38 Change power connector same the 16G1

- 2010/01/13
- 1. Page 32 Change keyboard Connector for 87 Keys
 - 2. Page 33 Change ESATA CONN PN

- 2010/01/14
- 1. Page 47 Change TP Pin define for multi finger
 - 2. Page 42 reserve GFX VID pull & low resistor
 - 3. Page 11 Nvidia Recommend R200 isn't stuff
 - 4. Page 12 Change pull low resistor value form 1% to 5%
 - 5. Page 13 Change pull low resistor value form 1% to 5%
 - 6. Page 18 Change pull low resistor value form 1% to 5%
 - 7. Page 19 Change pull low resistor value form 1% to 5%
 - 8. Page 19 Nvidia recommend change R103 & R104 value from 10K to 2.2K ohm
 - 9. Page 19 Nvidia recommend reserve I2CS for thermal sensor
 - 10. Page 40 For adjust power sequence modify schematic

Begging to now total adding components :81

- 2010/01/15
- 1. Page 9.10 Change reserve capacity value form 2.2uF to 10uF
 - 2. Page 9.10 Remove the x-copper, add verf_ca resistor 10K*2
- 2010/01/18
- 1. Page 19 Add reserve pull hi and pull low resistor for Nvidia recommend
 - 2. Page 32 & 46 Change Connector from 16 pin to 14 pin

- 2010/01/19
- 1. Page 36 Fro EMI request change reserve capacity location
 - 2. Page 39 Fro power team request swap the MOSFET location
 - 3. Page 32 Change the smith trigger unit at schematic
 - 4. Page 43 Change smith trigger part reference
 - 5. Page 34 Reserve Level shift IC pin 38 add 2.2K pull low
 - 6. Page 48 Change CPU+PCH Screw to holes_r276d185s
- 2010/01/20
- 1. Page 33 For Me request change H.D.D connector P/N
 - 2. Page 19 Add GPIO 5 & 6 Pull hi & Pull low resistor for Nvidia request
 - 3. Page 48 Change PCH-Stand-off PN E2B-1431010-L63

- 2010/01/21
- 1. Page 07 Change 0R to X-copper
 - 2. Page 08 Change 0R to X-copper
 - 3. Page 9 Stuff C77 & Stuff Vref CA resister
 - 4. Page 9 Stuff C52 & Stuff Vref CA resister
 - 5. Page 11 Change C155,C256,C272,C196,C268 to no stuff
 - 6. Page 12 Change C413 to no stuff and Add C572
 - 7. Page 18 Change C166,C173,C470 to no stuff
 - 8. Page 21 remove resistor to TP point save for layout space
 - 9. Page 31 Change Pin define and remove reserve component for layout space save and save cost (common used 1471 LVDS cable)
 - 10. Page 24 used LVDS cable same the 1471, can save other LVDS write
 - 11. Page 38 Add capacity for voltage stable
 - 12. Page 33 Remove component to save layout space

- 2010/01/22
- 1. Page 35 Add Q33,R45,C573,U35 for LAN ECO
 - 2. Page 11 Change 0R to x-copper tosave component
 - 3. Page 32 Change array capacity to save layout space
 - 4. Page 46 For ID request Add LED *4
 - 5. Page 41 For power team request modify capacity value from 470uF 10 68uF
 - 6. Page 45 modify screw size for ME
 - 7. Page 23 modify resistor 1K to 10K
 - 8. Page 31 modify R369,R359 to stuff
 - 9. Page 24 remove component to save layout space
 - 10. Page 40 Reserve capacity for fine tune timing
 - 11. Page 30 modify FSA pull high to 10KR
 - 12. Page 30 modify Crystal(Y6) for ME height limit
 - 13. Page 32 Key board follow 1471 pin define

- 2010/01/25
- 1. Page 32 Rechange array capacity to capacity
 - 2. Page 45 Add location holes for ME
 - 3. Page 46 Add location holes for ME
 - 4. Page 47 Add location holes for ME
 - 5. Page 21 BIOS PN pending change to M31-25L3203-M24
 - 6. Page 13 Resistor PN peding change to R11-402AT12-W08
 - 7. Page 19 Resistor PN peding Change to R11-402AT12-W08
 - 8. Page 28 Bead PN pending change to L01-1006084-T19
 - 9. Page 48 For EMI suggestion change MH8 GND to AGND

- 2010/01/26
- 1. Page 48 modify stand-off for ME request
 - 2. Page 12 reserve pull hi resistor for Nvidia request
 - 3. Page 13 reserve pull hi resistor for Nvidia request
 - 4. Page 47 Add TP CLK & DATA pull hi resistor
 - 4. Page 37 for ME request modify the MDC connecotr PN

- 2010/01/27
- 1. Page 48 modify stand-off for ME request
 - 2. Page 25 for layout request swap RN6 pin define
 - 3. Page 37 & 45 connector pin define
 - 4. Page 47 reserve capacity for EMI request

- 2010/01/28
- 1. Page 48 modify screw for EMI request

- 2010/01/29
- 1. Page 34 Add resistor for TI suggestion

- 2010/02/01
- 1. Page 47 Swap TP connector pin define for ME cable
 - 2. Page 45 no stuff USB EMI common choke
 - 3. Page 37 no stuff USB EMI common choke
 - 4. Page 45 Reserve capacity for EMI request
 - 5. Page 47 Reserve capacity for EMI request
 - 6. Page 47 Reserve capacity for EMI request
 - 7. Page 49 Reserve power by pass capacity for EMI request
 - 8. Page 48 Reserve GND Pad for EMI request
 - 9. Page 41 For high frequency issue modify 68uF to 100uF

- 2010/02/02
- 1. Page 41 Change net and add net name for vendor suggestion
 - 2. Page 41 Reserve 330uF capacity for high frequency issue

- 2010/02/03
- 1. Page 37 USB Pin 2 & Pin 3 Pin 2 swap
 - 2. Page 45 Delete USB MEC pin to GND
 - 3. Page 45 Delete USB MEC pin to GND

- 2010/02/09
- Note for 0B CN4,VGA1,CN2,USB1,MICA1,LOUT1 fot 產線製程改爲60階,0B需改回原本階層

2010/02/09

Note 1 CN4,VGA1,CN2,USB1,MICA1,LOUT1 for SMTchange to 60 status,remind 0B version must change to default status

Note 2. remind 0B version msut change 14.318MHz & 25MHz crystal to mainstream source

2010/03/03

1.Page 35 modify CHOKE1 form 2.2uH to 4.7uH for Realtek request

2010/03/07

1.Page 31 Add CRT fuse for safety request

1.Page 38 Change C569,C416,L22,C416,C411 ,C529,C530 t0 stuff

2010/03/11

1.Page 37 modify USB connector PN:N53-04M0580-AF2

2.Page 32 remove TP baord pull hi resistor to mainboard

2010/03/11

1.Page 13 modify R190 value form 60R to 40R for NV suggestion

2.Page 37 for ME modify USB1 Connector PN to N53-04M0580-AF2

2010/03/16

1.Page 19 modify R157,R160 value form 40.2R to 40.2K

2.Page 40 Add NV 1.1V timing delay schematic

2010/03/21

1.Page 18 remove JNCA2 at 0B version

2.Page 18 modify C179 to no stuff at 0B versionn

2010/03/22

1.Page 30 modify Y6 PN:D04-0100900-F07
c load value form 22p to 20p

2010/03/22

1.Page 22 Resever Wimax solution

2.Page 42 Resever for EMI request

2010/03/24

1.Page 39 modify PL1 PN to L04-1007340-M26

2.Page 43 modify PR21 PN to R11-1132T12-W08

3.Page 44 modify PC107 stuff

4.Page 43 modify R265 to stuff

5.Page 44 modify PR105 to 4.75K

6.Page 44 modify PR106 to 1.5K

2010/03/25

1.Page 48 modify Mini PCI-E Solt for ME request

1.Page 48 modify Mini PCI-E Stand off for ME request

2010/03/26

1.Page 42 modify PR 93 value to 4.87K ohm

2.Page 48 modify Mini PCI-E Stand off for ME request

3.Page 35 reserve 0.1uF *4 for EMI

4.Page 35 modify Xcopper to 0R

5.Page 41 modify PR120,Pr128 to 1.82KR

6.Page 41 modify PR125,PR49 to 2.49KR

7.Page 41 modify PR133 to 3.3KR

8.Page 41 modify PR131 to 7.87 KR

9.Page 41 modify PR136 to 63.4KR

10.Page 41 modify PC125 value to 0.068uF

11.Page 40 modify PR10value to 30.9K

12.Page 38 for DEPOP function stuff DEPOP schematic

13.Page 43 modify PR14,PR15 value to 1K

14.Page 46 modify DB4 & DB6 color to Amber
modify DB2,DB3,DB7,DB8 to no stuff for ID request

2010/03/29

1.Page 37 modify USB switch IC to ANPEC

2.Page 45 modify USB switch IC to ANPEC

3.Page 21 remove BIOS socket modify to ROM

4.Page 31 modify L3,L4,L5 to indutor 120nH for EMI suggestion

5.Page 31 modify C92,C104,C108 to stuff

6.Page 46 Add Launch board Mylar for ME

7.Page 47 Add TP board Mylar for ME

2010/03/30


1.Page 36 For EMI request to stuff C100

2.Page 32 For EMI request to stuff KB capacity(CI40、CI48、CI39、CI47、CI38、CI46、CI37、CI45、CI36、CI44、CI35、CI43、CI34、CI42、CI33、CI41)

3.Page 32 For EMI request to stuff ER1 & EC1

4.Page 30 For EMI request to stuff CI8

5.Page 25 For EMI request to stuff CI9,C110,CI49

		MICRO-STAR INT'L CO.,LTD.	
Title			
0B NOTE			
Size	Document Number		Rev
Custom	MS-1481		1.0
Date:	Thursday, May 13, 2010		Sheet 54 of 56

2010/04/08

1.Page 11 For System stable stuff C155 & C272 22uF

2010/04/12

- 1.Page 05 modify R39 from 0R to xcopper for cost down
- 2.Page 24 modify R168 & R171 from 0R to xcopper for cost down
- 3.Page 32 modify R11 for 0R to xcopper from cost down
- 4.Page 32 modify R2 for 0R to xcopper from cost down
- 5.Page 32 modify R27 for 0R to xcopper from cost down
- 6.Page 34 modify R223,R234,R394,,R407,R422 from 0R to xcopper for cost down
- 7.Page 35 modify R16,R256 for 0R to xcopper from cost down

2010/04/13

- 1.Page 38 modify R236 from 0R to xcopper for cost down
- 2.Page 41 modify RR118 ,PR121 from 0R to xcopper for cost down
- 3.Page 42 modify RR89 from 0R to xcopper for cost down
- 4.Page 43 modify RR25,R36,R45 from 0R to xcopper for cost down

2010/04/14

- 1.Page 35 modify R18 from 0R to xcopper for cost down
- 2.Page 35 modify R8 from 0R to xcopper for cost down
- 3.Page 36 modify R64 from 0R to xcopper for cost down
- 4.Page 36 modify R21 from 0R to xcopper for cost down
- 5.Page 37 modify R259 from 0R to xcopper for cost down
- 6.Page 41 modify PR2 from 0R to xcopper for cost down
- 7.Page 35 modify R454 from 0R to xcopper for cost down
- 8.Page 27 modify R132 from 0R to xcopper for cost down
- 9.Page 40 remove G1,G3 power gap
- 10.Page 43 remove G2 power gap

2010/04/24

- 1.Page 45 stuff LA4,LA5 for EMI request
- 2.Page 33 stuff L19 for EMI request
- 3.Page 45 Add Mylar for ME request
- 4.Page 48 Add CPU BRACKET for ME request

2010/04/30

- 1.Page 46 modify the launch board connector for ME request
- 2.Page 44 stuff 6128(VTT) snubber 2.2R+1000P for vendor suggestion
- 3.Page 44 stuff 6128(NVDD) snubber 2.2R+1000P for vendor suggestion
- 4.Page 38 modify speaker & mic connector for ME request

2010/05/03

- 1.Page 32 Fro EMI request stuff CI22,CI23,CI24,CI25,CI26,CI27
- 2.Page 32 Add CI98,CI99,CI100,CI101,CI102 for EMI request
- 3.Page 42 Fro EMI request stuff the snubber(PR40,PC51)

2010/05/09

- 1.Page 43 Fro power IC vendor suggestion to stuff 6128 snubber(1.5VDIMM) PR27,PC39
- 2.Page 21 modify Y3 from D04-0300220-S35 to D04-0302800-K11 for crystal EOL
- 3.Page 32 modify Y1 from D04-0300220-S35 to D04-0302800-K11 for crystal EOL

2010/05/10

- 1.Page 38 For pop noise modify the PD# power source form +5VRUN to +5VSUS
- 2.Page 34 For TI AP note modify the R446 from 9.1Kr to 2.2KR

2010/05/11


- 1.Page 34 For MVT version to stuff the HDMI label
- 2.Page 34 For Q23 damage risk to stuff D6 protection

2010/05/12

- 1.Page 38 for pop noise modify mute schematic pull hi resister(R424) to no stuff
- 2.Page 44 remove the PR110 at 1.0 version
- 3.Page 40 For capacity PN EOL modify the PEC5 & PEC6 PN to C71-2210630-S03

2010/05/13

- 1.Page 48 for ME request to stuff modem stand off
- 2.Page 45 add Mylar for ME request(Sponge for CA5)
- 3.Page 48 add DDR Mylar for ME request
- 4.Page 48 add bottom_middle Mylar for ME request

 <i>Link to the Future</i>		MICRO-STAR INT'L CO.,LTD.	
Title			
1.0 NOTE			
Size	Document Number		Rev
Custom	MS-1481		1.0
Date:	Thursday, May 13, 2010	Sheet 55 of 56	

A


B

C

D

E


MS-1481B



MS-1481A

MS-1481C

TP

 MSI <i>Make Us Your Future</i>		MICRO-STAR INT'L CO.,LTD.	
Title			
TOPOLOGY			
Size	Document Number		Rev
B	MS-1481		1.0
Date:	Thursday, May 13, 2010		Sheet 56 of 56